

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- GRAY SCALE DOCUMENTS

 BLACK OR VERY BLACK AND WHITE DARK PHOTOS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
03.07.1996 Bulletin 1996/27

(51) Int. Cl.<sup>6</sup>: H01L 27/02, H01L 27/118

(21) Application number: 95120140.9

(22) Date of filing: 20.12.1995

(84) Designated Contracting States:  
DE FR GB

(72) Inventor: Kurosawa, Susumu  
c/o NEC Corporation  
Tokyo (JP)




(30) Priority: 27.12.1994 JP 324893/94

(74) Representative: Glawe, Delfs, Moll & Partner  
Patentanwälte  
Postfach 26 01 62  
80058 München (DE)

## (54) Library group and semiconductor integrated circuit structured thereof

(57) A library group structured of logic gates and function blocks which allow all of the requirements of high speed operation, low power consumption, and high integration to be satisfied and a load driving capability to be optimally selected without need to rework and modify the placement and wiring design work is provided.

A library group is structured of basic cells of transistors with a small channel width and has plural logic gates and plural function blocks which have the same logic function, the same size, and the same input/output terminal positions and which have different load driving capability. A portion which performs a logical function is separated from a portion which performs a load driving function. The portion which performs the load driving function is structured of a lateral type bipolar device or a hybrid mode device corresponding to SOI technology.



DescriptionBackground of the Invention

## 1. Field of the Invention

The present invention relates to a library group structured of logic gates and function blocks and a semiconductor integrated circuit structured of the library group. In particular, the present invention relates to a library group structured of logic gates and function blocks that satisfy both requirements of high speed operation and low power consumption and a semiconductor integrated circuit structured of the library group.

## 2. Description of the Related Art

A logic circuit for use in combination with a semiconductor integrated circuit (hereinafter referred to as an LSI; a large scale integrated circuit) is structured of logic gates (such as inverter, NAND gates, and OR gates) and/or function blocks (such as flip-flop circuits structured of several gates to several dozens of gates) which themselves have logically coherence. These logic gates and/or function blocks are designed before an LSI is individually designed. The designed logic blocks and function blocks are provided as a library group of a database. Thus, to design a logic LSI, logic gates and function blocks provided as a library group are placed on a chip and mutually connected.

Usually, a logic circuit of an LSI is formed on an array of basic transistors that have the same size. Examples of arrays are gate arrays and embedded arrays. For example, in a CMOS LSI, a basic cell is structured by plural P channel type basic transistors and plural N channel type basic transistors. The basic cells are generally arranged in an array shape.

The logic gates and function blocks should have a load capacitance driving capability along with a logic function. The load capacitance is composed of a next stage input capacitance and a wiring capacitance. The load capacitance is quantitatively defined with the number of gates connected to output (referred to as the number of fan-outs) and the wiring length between the output and the next stage. The number of fan-outs and the wiring length largely depend on each gate and each block. If we try to design a load capacitance driving capability individually and optimally, a precise wiring capacitance and a very long designing time may be required. However, a precise wiring capacitance may not be obtained until the layout design has been completed. Therefore, it is not realistic that the load capacitance driving capability is individually and optimally designed.

To solve this problem, assuming a standard logic gate and a standard load condition, the size of a basic transistor with a desired delay time is predetermined. As a standard logic gate, a three-input NAND gate is considered. In addition, as a standard load condition, the number of fan-outs is three and the wiring length is about

2 mm is normally considered. Thus, in a CMOS LSI, the channel width of a basic transistor is designated 10 to 20  $\mu\text{m}$ .

For a load larger than the standard load condition, a logic gate with a large load driving capability or a special driver circuit is provided. For example, for a simple logic gate or the like, a structure of which plural same gates are connected in parallel is conventionally provided. This structure is referred to as a power gate.

10 In a library group structured of such logic gates and function blocks and an LSI structured of the library group, speed and power consumption performance are not optimized. In other words, it is difficult to satisfy both the requirements of high speed and low power consumption.

15 In the case of, for example, a CMOS circuit, the load driving capability depends on the logic structure and the ratio between the channel width and the channel length of a MOSFET. For example, in the case of a three-input NAND gate, three N channel MOSFETs are connected in series. In the discharge state, the load driving capability of the three-input NAND gate is decreased to one third of that of an inverter gate. To drive the standard load at a high speed in such a situation, the channel width of a basic transistor is designed as large as 10 to 20  $\mu\text{m}$ . 20 However, when the wiring length is short and the load of the fan-outs is dominant, the delay time does not depend on the channel width of the MOSFET, and the power is wasteful corresponding to the size of the basic transistor. In conventional logic circuits, half of logic gates and function blocks represent such a tendency. In particular, most of them in the data-pass portion almost represent such a tendency.

25 On the other hand, when the size of the basic transistors is simply reduced, although such a loss of the power can be reduced, if the fan-out load is not dominant, the operation speed deteriorates. In the case of a power gate, which is used to improve the load driving capability, since the area becomes twice or more, when the logic function becomes complicated, the areal efficiency 30 remarkably deteriorates.

35 To solve such a problem, a structure that independently provides a portion that performs a logic function and a portion that performs a load driving function has been proposed in Japanese Patent Laid-Open Publication No. 63-43345 (this is referred to as the related art reference 1). For example, as shown in Figs. 12(a) and 12(b), a two-input AND gate is divided into a two-input NAND gate and an inverter circuit. The former has a logic function, while the latter has a load driving function. They 40 are applied for a standard cell as shown in Fig. 12(c). After the layout design has been completed, the size of an output transistor that structures the inverter circuit is optimally designated corresponding to the load. When this method is applied for a gate array or an embedded array, if necessary, plural transistors are connected in parallel so that the size of an output transistor that structures an inverter circuit is optimally designated corresponding to the load.

A structure of which at least an output block is connected in parallel so that a predetermined fan-out characteristic can be obtained has been proposed in Japanese Patent Laid-Open Publication No. 63-46748 (this is referred to as the related art reference 2). For example, as shown in Fig. 13, in a logic circuit structured of three two-input NAND gates, a NAND gate at the last stage is connected in parallel corresponding to the load.

In the related art reference 1, the portion that performs the logic function can be structured of small transistors. In the related art reference 2, the portion of function blocks other than an output block can be structured of small transistors. Thus, the power consumption can be reduced without a decrease of the operation speed.

However, in the conventional library group structured of logic gates and function blocks and an LSI structured of the library group, when a gate array and an embedded array structured of basic transistors that have the same size are especially used, the designing time and areal efficiency are very wasteful.

Unless the layout design of an LSI has been completed, the load thereof cannot be precisely obtained. Thus, there may be a large difference between the load that has been initially estimated and the real load of the LSI. When the real load is greater than the initially estimated load, the load driving capability should be increased so as to prevent the operating speed from decreasing. On the other hand, when the real load is smaller than the initially estimated load, the load driving capability should be decreased so as to reduce the power consumption. In other words, after the placement and wiring have been designed, the load should be precisely estimated corresponding to the real designed result. When the real load is larger than the initially estimated load, the load driving capability should be increased so as to prevent the operating speed from decreasing. When the real load is smaller than the initially estimated load, the load driving capability should be decreased so as to reduce the power consumption without a sacrifice of the operating speed.

To do that, a library group structured of plural logic gates and function blocks that have the same logic function and that have different load driving capability should be provided so that proper logic gates and proper function blocks can be replaced. However, since the sizes and input/output terminal positions of the conventional library group differ from each other, the placement and wiring design should be performed again from the beginning. Thus, a very long designing time is required. In occasion, a rework may result in another rework, and after redesign of the placement and wiring design, may be performed for other positions. In addition, this rework does not guarantee that the design is completed.

An increase of the load driving capability in the related art reference 3 is equivalent to the case that an output block is structured of a power gate. Thus, when the logic function of the output block is complicated, the areal efficiency remarkably deteriorates.

### Summary of the Invention

An object of the present invention is to provide a library group structured of logic gates and function blocks that allow all of the requirements of high speed operation, low power consumption, and high integration to be satisfied and a load driving capability to be optimally selected without need to rework and modify the placement and wiring design work.

10 The present invention is a library group structured of basic cells and having logic gates that have the same logic function, the same size, and the same input/output terminal positions and that have different load driving capability.

15 The present invention is a library group structured of basic cells and having function blocks that have the same logic function, the same size, and the same input/output terminal positions and that have different load driving capability.

20 The present invention is a library group structured of basic cells and having logic gates and function blocks that have the same logic function, the same size, and the same input/output terminal positions and that have different load driving capability.

25 In addition, the present invention is a logic circuit structured of the library group with the above-described features, and a semiconductor integrated circuit structured of the library group thereof.

30 These and other objects, features and advantages of the present invention will become more apparent in light of the following detailed description of best mode embodiments thereof, as illustrated in the accompanying drawings.

### Brief Description of Drawings

35 Figs. 1(a) to 1(c) are layout diagrams for explaining a first embodiment of the present invention;

Fig. 2 is a layout diagram for explaining a basic cell;

40 Figs. 3(a) to 3(c) are circuit diagrams for explaining the first embodiment of the present invention;

Figs. 4(a) to 4(c) are second circuit diagrams for explaining the first embodiment of the present invention;

45 Figs. 5(a) to 5(c) are second layout diagrams for explaining the first embodiment of the present invention;

Fig. 6 is a sectional view showing a MOSFET corresponding to an SOI technology;

50 Figs. 7(a) to 7(b) are circuit diagrams for explaining a second embodiment of the present invention;

Fig. 8 is a layout diagram for explaining a basic cell according to the second embodiment of the present invention;

55 Fig. 9 is a layout diagram for explaining the second embodiment of the present invention;

Fig. 10 is a layout diagram for explaining the second embodiment of the present invention;

Fig. 11 is a graph showing characteristics of a library group according to the present invention;

Figs. 12(a) to 12(c) are circuit diagrams and a layout diagram for explaining a related art reference 2; and Fig. 13 is a circuit diagram for explaining a related art reference 3.

### Description of Preferred Embodiments

Embodiments of the present invention will be described with reference to the accompanying drawings.

Figs. 1(a), 1(b), and 1(c) are layout diagrams for explaining a first embodiment of the present invention. With three basic cells shown in Fig. 2, circuits shown in Figs. 3(a), 3(b), and 3(c) are formed as libraries. Figs. 3(a) to 3(c) are circuit diagrams for explaining the first embodiment of the present invention. A three-input NAND gate is shown in Fig. 3(a). In Fig. 3(b), to separate a portion that performs a logic function and a portion that performs a load driving function, a buffer circuit is added. In Fig. 3(c), two stages of inverter circuits are used as a buffer circuit.

In Figs. 1(a), 1(b), and 1(c), finely hatched patterns represent metal wires on a first layer. Small squares 111 represent contacts. In Fig. 2, circles 103 represent contact positions in source and drain diffusion layer regions. In this example, the number of contact positions is three. The basic cell is constructed by two P channel type basic transistors and two N channel type basic transistors. Reference numeral 101 is a field pattern. Reference numeral 102 is a gate electrode pattern.

Fig. 1(a) is a layout diagram of which the circuit shown in Fig. 3(a) is formed as a library. Reference numeral 112 is a power supply line. Reference numeral 113 is a ground line. Reference numerals 114, 115, and 116 are input terminal positions. Reference numeral 117 is an output terminal position. Fig. 1(b) is a layout diagram of which the circuit shown in Fig. 3(c) is formed as a library. In Fig. 1(b), two transistors are connected in parallel so as to improve the load driving capability of an inverter circuit on the last stage. Reference numeral 122 is a power supply line. Reference numeral 123 is a ground line. Reference numerals 114, 115, and 116 are input terminal positions. Reference numeral 117 is an output terminal position. Fig. 1(c) is a layout diagram of which two transistors are connected in parallel in the circuit shown in Fig. 3(a) so as to improve the load driving capability of the three-input NAND gate. This structure is referred to as a power gate. Reference numeral 132 is a power supply line. Reference numeral 133 is a ground line. Reference numerals 114, 115, and 116 are input terminal positions. Reference numeral 117 is an output terminal position.

It is clear that each of the libraries shown in Figs. 1(a), 1(b), and 1(c) has the same logic function, the same size, and the same input/output terminal positions and different load driving capability. When the libraries shown in Figs. 1(a), 1(b), and 1(c) are compared, in the library shown in Fig. 1(b), a portion that performs a logic func-

tion is separated from a portion that performs a load driving function so as to provide a load driving capability different from the library shown in Fig. 1(a). In the library shown in Fig. 1(c), both the function portions are not separated. In the library shown in Fig. 1(a), since six transistors are not used, a loss takes place. However, the integration of a real logic LSI does not depend on the integration of each of the libraries. To mutually connect these libraries, a very large number of wiring channels are required. Thus, individual libraries are required an allowance to some extent. Consequently, such a loss of each library never results in an increase of the chip area of the resultant logic LSI.

Figs. 4(a) to 4(c) is a second circuit diagram for explaining the first embodiment of the present invention. In Fig. 4(a) to 4(c), a method for accomplishing a different load driving capability is shown as an example of a static latch circuit. In Fig. 4(a) to 4(c), C and CI are clock signals supplied to a transfer gate. These clock signals have opposite phases of which these signals do not overlap. Fig. 4(b) shows an example of which one inverter circuit is added and the connections of the circuit shown in Fig. 4(a) are changed. In this case, the load driving capability of the inverter circuit on the last stage can be changed without an influence against the circuit operation. Fig. 4(c) shows the case that a buffer circuit that performs a load driving function is added.

Figs. 5(a) to 5(c) show examples of layouts of which circuits shown in Figs. 4(a) to 4(c) are formed as libraries with four basic cells shown in Fig. 2. In these examples of the layouts, finely hatched patterns represent metal wires on the first layer. Coarsely hatched patterns represent metal wires on the second layer. Small squares 111 represent contacts. Large squares 141 represent through-holes that connect the metal wires on the first layer and the metal wires on the second layer. Fig. 5(a) is a layout diagram of which the circuit shown in Fig. 4(a) is formed as a library. Reference numeral 142 is a power supply line. Reference numeral 143 is a ground line. Reference numeral 144 is an input terminal position. Reference numeral 145 is an output terminal position. Reference numeral 146 is a C signal input terminal position. Reference numeral 147 is a CI signal input terminal position. Fig. 5(b) is a layout diagram of which the circuit shown in Fig. 4(b) is formed as a library. Reference numeral 152 is a power supply line. Reference numeral 153 is a ground line. Reference numeral 144 is an input terminal position. Reference numeral 145 is an output terminal position. Reference numeral 146 is a C signal input terminal position. Reference numeral 147 is a CI signal input terminal position. Fig. 5(c) is a layout diagram of which the circuit shown in Fig. 4(c) is formed as a library. In Fig. 5(c), two transistors are connected in parallel so as to improve the load driving capability of only the inverter circuit on the last stage. Reference numeral 162 is a power supply line. Reference numeral 163 is a ground line. Reference numeral 144 is an input terminal position. Reference numeral 145 is an output terminal position. Reference numeral 146 is a C signal

input terminal position. Reference numeral 147 is a CI signal input terminal position.

Each of the libraries shown in Fig. 5 has the same logic function, the same size, and the same input/output terminal positions and has different load driving capability. When the libraries shown in Figs. 5(a), 5(b), and 5(c) are compared, in the libraries shown in Figs. 5(b) and 5(c), a portion that performs a logic function is separated from a portion that performs a load driving function so as to have a different load driving capability.

In recent years, an SOI (silicon on insulator) technology is becoming popular as a device technology having characteristic of high speed operation and the low power consumption. Fig. 6 is a sectional view showing an N channel MOSFET corresponding to the SOI technology. Reference numeral 201 is an Si (silicon) substrate. Reference numeral 202 is an insulation film. Reference numeral 203 is a P type transistor-body region. Reference numeral 204 is an N type source region. Reference numeral 205 is an N type drain region. Reference numeral 206 is a gate oxide film. Reference numeral 207 is a gate electrode. Reference numeral 208 is an insulation film. It is preferable to directly supply a voltage to the transistor-body region 203 from a view point of the stability of the transistor operation. However, when the device is operated at a low power supply voltage, the transistor-body region may be operated in a floating state without need to directly supply a voltage. A structure of which a voltage is directly supplied to the transistor-body region is described in for example "An SOI Voltage-Controlled Bipolar-MOS Device" by JEAN-PIERRE COLINGE, "IEEE ELECTRON DEVICES", Fig. 1, page 845-849, April 1987. Thus, this structure can be accomplished by the known technology.

A lateral type bipolar device using the MOSFET structure is shown in for example "A High-Performance Lateral Bipolar Transistor Fabricated on SIMOX" by Parke et al, "IEEE ELECTRON DEVICE LETTERS", pp. 33-35, January 1993. In this structure, the source is operated as an emitter. The drain is operated as a collector. The transistor-body is operated as a base. In the case of an NPN type device, the gate electrode is connected to the ground voltage. In the case of a PNP type device, the gate electrode is connected to the power supply voltage.

In addition, a hybrid mode device is described in for example "Bipolar-FET Hybrid-Mode Operation of Quarter-Micrometer SOI MOSFET's" by Parke et al, "IEEE ELECTRON DEVICE LETTERS", pp. 234-236, May 1993. The source is operated as an emitter. The drain is operated as a collector. The transistor-body is connected to a gate electrode and operated as a base. In the hybrid mode device, as with the MOSFET, the threshold voltage depends on the distribution of impurities in the channel region and the like. In addition, as with a bipolar device, the hybrid mode device has a sharp subthreshold characteristic. Thus, the hybrid mode device is very attractive at a low power supply voltage.

Figs. 7(a) and 7(b) are circuit diagrams for explaining a second embodiment of the present invention. The circuits shown in Figs. 7(a) and 7(b) are buffer circuits that are very simply structured and have very high driving capability. Fig. 7(a) shows a buffer circuit using a bipolar device. Reference numeral 211 is an NPN type bipolar device. Reference numeral 212 is a PNP type bipolar device. Reference numeral 213 is a resistor device. When the input signal is the power supply voltage, the resistor device causes the output voltage to be securely charged to the power supply voltage. When the input signal is the ground voltage, the resistor device causes the output voltage to be securely discharged to the ground voltage. Thus, the resistor device is not essential for the circuit operation. Fig. 7(b) shows a circuit using a hybrid mode device. Reference numeral 214 is an N channel type hybrid mode device. Reference numeral 215 is a P channel type hybrid mode device. Reference numeral 213 is a resistor device.

Fig. 8 is a layout diagram of a basic cell for explaining the second embodiment of the present invention. In Fig. 8, the basic cell is constructed by two P channel type basic transistors and two N channel type basic transistors. Voltages can be supplied to transistor-body regions of the MOSFETs. Reference numeral 221 is a field pattern. Reference numeral 222 is a gate electrode pattern. Reference numeral 223 is an N type diffusion layer region for supplying a voltage to the transistor-body regions of the P channel type MOSFETs. Reference numeral 224 is a P type diffusion layer region for supplying a voltage to the transistor-body regions of the N channel type MOSFETs. Circles 103 represent contact-possible positions of the source and drain diffusion layer regions. In this example, the number of contact positions is three. When this basic cell is used, the basic transistors can be operated as MOSFETs, lateral type bipolar devices, or hybrid mode devices. The feature of this basic cell is very advantageous, in a gate array or an embedded array of which basic cells are normally arranged in an array shape.

The structure of which the basic cell shown in Fig. 8 is operated as the above-described device will be described. When the regions 223 and 224 are operated in the floating state or predetermined voltages are supplied (for example, the power supply voltage is supplied to the region 223 and the ground voltage is supplied to the region 224), the basic cell is operated as an MOSFET similarly to the basic cell shown in Fig. 2. When predetermined voltages are supplied to the gates of the basic transistors (for example, the power supply voltage is supplied to the gate of the P channel MOSFET and the ground voltage is supplied to the gate of the N channel MOSFET) and the source, the drain, and the regions 223 and 224 are used as an emitter, a collector, and a base, respectively, the basic cell is operated as a lateral type bipolar device. When the regions 223 and 224 are connected to the gate of the basic transistor and used as a base, the source is used as an emitter, and the drain

is used as a collector, the basic cell can be operated as a hybrid mode device.

Fig. 9 is a layout diagram of the buffer circuit shown in Fig. 7(b). In Fig. 9, two transistors are connected in parallel so as to improve the load driving capability. When the resistor device is omitted, the buffer circuit can be structured of one basic cell.

Fig. 10 is a layout diagram for explaining the second embodiment of the present invention. The buffer circuit shown in Fig. 9 is applied for the static latch circuit shown in Fig. 4(c). In Fig. 10, finely hatched patterns represent metal lines on the first layer. Coarsely hatched patterns represent metal wires on the second layer. Small squares 111 represent contacts. Large squares 141 represent through-holes that connect the metal wires on the first layer and the metal wires on the second layer. Reference numeral 232 is a power supply line. Reference numeral 233 is a ground line. Reference numeral 144 is an input terminal position. Reference numeral 145 is an output terminal position. Reference numeral 146 is a C signal input terminal position. Reference numeral 147 is a CI signal input terminal position.

Fig. 11 shows delay time characteristics in the case that the libraries shown in Figs. 3(a), 3(b), and 3(c) are formed by 0.35  $\mu$ m CMOS technology. In this case, the power supply voltage is 2.5 V. The load is structured of three fan-outs and wires. The horizontal axis of Fig. 11 represents a wiring length of a load. In Fig. 11, the case (1) represents the characteristics of the circuit shown in Fig. 3(a) of which the channel width of the basic transistor is 10  $\mu$ m. The case (2) represents the characteristics of the circuit shown in Fig. 3(a) of which the channel width of the basic transistor is 5  $\mu$ m. The increase of the delay time is not so large at small wiring load condition, and power consumption can be reduced the half of the case (1). The case (3) represents the characteristics of the circuit shown in Fig. 3(c) of which the channel width of the basic transistor is 5  $\mu$ m. The increase of the delay time is not so large at large wiring load condition, and the power consumption on the preceding stage can be reduced the half of case (1). The case (4) represents the characteristics of which the channel width of the basic transistor is 5  $\mu$ m and the circuit shown in Fig. 3(a) is structured of a power gate. The delay time and power consumption of the case (4) are almost the same as those of the case (1).

As described above, a library group according to the present invention and a logic circuit structured thereof have plural logic gates and function blocks that have the same logic function and different load driving capability. Thus, by selecting them, a desired performance can be obtained. In addition, since each of the libraries according to the present invention has the same size and the same input/output terminal positions, it is not necessary to rework and modify placement and wiring designs. Moreover, the selection does not adversely affect the other portions. Even if a high end EWS (engineering work station) is used, it takes several days to perform placement and wiring designs and their verification for a

gate array for use with a large scale logic LSI (for example, CPU, ASIC, DRAM, and EEPROM). Thus, this effect is very significant. In addition, although the library group according to the present invention is structured of basic cells of basic transistors with a small channel width, when they are properly used, the operating speed that is equivalent to that of basic cells of basic transistors with a large channel width can be accomplished.

Although the present invention has been shown and described with respect to best mode embodiments thereof, it should be understood by those skilled in the art that the foregoing and various other changes, omissions, and additions in the form and detail thereof may be made therein without departing from the spirit and scope of the present invention.

### Claims

1. A library group structured of basic cells and having logic gates which have the same logic function, the same size, and the same input/output terminal positions and which have different load driving capability.
2. The library group as set forth in claim 1,  
wherein a portion which performs a logic function and a portion which performs a load driving function are structured of the same and independent basic cells.
3. The library group as set forth in claim 1,  
wherein transistors which have three or less contact positions in source and drain diffusion layer regions are used as the cells.
4. The library group as set forth in claim 2,  
wherein the portion which performs the load driving function is structured of a lateral type bipolar device corresponding to a silicon-on-insulation (SOI) technology.
5. The library group as set forth in claim 2,  
wherein the portion which performs the load driving function is structured of a hybrid mode device corresponding to a silicon-on-insulation (SOI) technology.
6. A semiconductor integrated circuit structured of the library group as set forth in claim 1.
7. A library group structured of basic cells and having function blocks which have the same logic function, the same size, and the same input/output terminal positions and which have different load driving capability.
8. The library group as set forth in claim 7,  
wherein a portion which performs a logic function and a portion which performs a load driving

function are structured of the same and independent basic cells.

9. The library group as set forth in claim 7, wherein transistors which have three or less contact in source and drain diffusion layer regions are used as the cells. 5

10. The library group as set forth in claim 8, wherein the portion which performs the load driving function is structured of a lateral type bipolar device corresponding to a silicon-on- insulation (SOI) technology. 10

11. The library group as set forth in claim 8, wherein the portion which performs the load driving function is structured of a hybrid mode device corresponding to a silicon-on- insulation (SOI) technology. 15

12. A semiconductor integrated circuit structured of the library group as set forth in claim 7. 20

13. A library group structured of basic cells and having logic gates and function blocks which have the same logic function, the same size, and the same input/output terminal positions and which have different load driving capability. 25

14. The library group as set forth in claim 13, wherein a portion which performs a logic function and a portion which performs a load driving function are structured of the same and independent basic cells. 30

15. The library group as set forth in claim 13, wherein transistors which have three or less contact positions in source and drain diffusion layer regions are used as the basic cells. 35

16. The library group as set forth in claim 14, wherein the portion which performs the load driving function is structured of a lateral type bipolar device corresponding to a silicon-on- insulation (SOI) technology. 40

17. The library group as set forth in claim 14, wherein the portion which performs the load driving function is structured of a hybrid mode device corresponding to a silicon-on- insulation (SOI) technology. 45

18. A semiconductor integrated circuit structured of the library group as set forth in claims 13. 50

19. A logic circuit for use with an integrated circuit structured of a library group structured of basic cells and having logic gates which have the same logic function, the same size, and the same input/output ter- 55

50

55

60

65

70

75

80

85

90

95

100

105

110

115

120

125

130

135

140

145

150

155

160

165

170

175

180

185

190

195

200

205

210

215

220

225

230

235

240

245

250

255

260

265

270

275

280

285

290

295

300

305

310

315

320

325

330

335

340

345

350

355

360

365

370

375

380

385

390

395

400

405

410

415

420

425

430

435

440

445

450

455

460

465

470

475

480

485

490

495

500

505

510

515

520

525

530

535

540

545

550

555

560

565

570

575

580

585

590

595

600

605

610

615

620

625

630

635

640

645

650

655

660

665

670

675

680

685

690

695

700

705

710

715

720

725

730

735

740

745

750

755

760

765

770

775

780

785

790

795

800

805

810

815

820

825

830

835

840

845

850

855

860

865

870

875

880

885

890

895

900

905

910

915

920

925

930

935

940

945

950

955

960

965

970

975

980

985

990

995

1000

1005

1010

1015

1020

1025

1030

1035

1040

1045

1050

1055

1060

1065

1070

1075

1080

1085

1090

1095

1100

1105

1110

1115

1120

1125

1130

1135

1140

1145

1150

1155

1160

1165

1170

1175

1180

1185

1190

1195

1200

1205

1210

1215

1220

1225

1230

1235

1240

1245

1250

1255

1260

1265

1270

1275

1280

1285

1290

1295

1300

1305

1310

1315

1320

1325

1330

1335

1340

1345

1350

1355

1360

1365

1370

1375

1380

1385

1390

1395

1400

1405

1410

1415

1420

1425

1430

1435

1440

1445

1450

1455

1460

1465

1470

1475

1480

1485

1490

1495

1500

1505

1510

1515

1520

1525

1530

1535

1540

1545

1550

1555

1560

1565

1570

1575

1580

1585

1590

1595

1600

1605

1610

1615

1620

1625

1630

1635

1640

1645

1650

1655

1660

1665

1670

1675

1680

1685

1690

1695

1700

1705

1710

1715

1720

1725

1730

1735

1740

1745

1750

1755

1760

1765

1770

1775

1780

1785

1790

1795

1800

1805

1810

1815

1820

1825

1830

1835

1840

1845

1850

1855

1860

1865

1870

1875

1880

1885

1890

1895

1900

1905

1910

1915

1920

1925

1930

1935

1940

1945

1950

1955

1960

1965

1970

1975

1980

1985

1990

1995

2000

2005

2010

2015

2020

2025

2030

2035

2040

2045

2050

2055

2060

2065

2070

2075

2080

2085

2090

2095

2100

2105

2110

2115

2120

2125

2130

2135

2140

2145

2150

2155

2160

2165

2170

2175

2180

2185

2190

2195

2200

2205

2210

2215

2220

2225

2230

2235

2240

2245

2250

2255

2260

2265

2270

2275

2280

2285

2290

2295

2300

2305

2310

2315

2320

2325

2330

2335

2340

2345

2350

2355

2360

2365

2370

2375

2380

2385

2390

2395

2400

2405

2410

2415

2420

2425

2430

2435

2440

2445

2450

2455

2460

2465

2470

2475

2480

2485

2490

2495

2500

2505

2510

2515

2520

2525

2530

2535

2540

2545

2550

2555

2560

2565

2570

2575

2580

2585

2590

2595

2600

2605

2610

2615

2620

2625

2630

2635

2640

2645

2650

2655

2660

2665

2670

2675

2680

2685

2690

2695

2700

2705

2710

2715

2720

2725

2730

2735

2740

2745

2750

2755

2760

2765

2770

2775

2780

2785

2790

2795

2800

2805

2810

2815

2820

2825

2830

2835

2840

2845

2850

2855

2860

2865

2870

2875

2880

2885

2890

2895

2900

2905

2910

2915

2920

2925

2930

2935

2940

2945

2950

2955

2960

2965

2970

2975

2980

2985

2990

2995

3000

3005

3010

3015

3020

3025

3030

3035

3040

3045

3050

3055

3060

3065

3070

3075

3080

3085

3090

3095

3100

3105

3110

3115

3120

3125

3130

3135

3140

3145

3150

3155

3160

3165

3170

3175

3180

3185

3190

3195

3200

3205

3210

3215

3220

3225

3230

3235

3240

3245

3250

3255

3260

3265

3270

3275

3280

3285

3290

3295

3300

3305

3310

3315

3320

3325

3330

3335

3340

3345

3350

3355

3360

3365

3370

3375

3380

3385

3390

3395

3400

3405

3410

3415

3420

3425

3430

3435

3440

3445

3450

3455

3460

3465

3470

3475

3480

3485

3490

3495

3500

3505

3510

3515

3520

3525

3530

3535

3540

3545

3550

3555

3560

3565

3570

3575

3580

3585

3590

3595

3600

3605

3610

3615

3620

3625

3630

3635

3640

3645

3650

3655

3660

3665

3670

3675

3680

3685

3690

3695

3700

3705

3710

3715

3720

3725

3730

3735

3740

3745

3750

3755

3760

3765

3770

3775

3780

3785

3790

3795

3800

3805

3810

3815

3820

3825

3830

3835

3840

3845

3850

3855

3860

3865

3870

3875

3880

3885

3890

3895

3900

3905

3910

3915

3920

3925

3930

3935

3940

3945

3950

3955

3960

3965

3970

3975

3980

3985

3990

3995

4000

4005

4010

4015

4020

4025

4030

4035

4040

4045

4050

4055

4060

4065

4070

4075

4080

4085

4090

4095

4100

4105

4110

4115

4120

4125

4130

4135

4140

4145

4150

4155

4160

4165

4170

4175

4180

4185

4190

4195

4200

4205

4210

4215

4220

4225

4230

4235

4240

4245

4250

4255

4260

4265

4270

4275

4280

4285

4290

4295

4300

4305

4310

4315

4320

4325

4330

4335

4340

4345

4350

4355

4360

4365

4370

4375

4380

4385

4390

4395

4400

4405

4410

4415

4420

4425

4430

4435

4440

4445

4450

4455

4460

4465

4470

4475

4480

4485

4490

4495

4500

4505

4510

4515

4520

4525

4530

4535

4540

4545

4550

4555

4560

4565

4570

4575

4580

4585

4590

4595

4600

4605

4610

4615

4620

4625

4630

4635

4640

4645

4650

4655

4660

4665

4670

4675

4680

4685

4690

4695

4700

4705

4710

4715

4720

4725

4730

4735

4740

4745

4750

4755

4760

4765

4770

4775

4780

4785

4790

4795

4800

4805

4810

4815

4820

4825

4830

4835

4840

4845

4850

4855

4860

4865

4870

4875

4880

4885

4890

4895

4900

4905

4910

4915

4920

4925

4930

4935

4940

4945

4950

4955

4960

4965

4970

4975

4980

4985

4990

4995

5000

5005

5010

5015

5020

5025

5030

5035

5040

5045

5050

5055

5060

5065

5070

5075

5080

5085

5090

5095

5100

5105

5110

5115

5120

5125

5130

5135

5140

5145

5150

5155

5160

5165

5170

5175

5180

5185

5190

5195

5200

5205

5210

5215

5220

5225

5230

5235

5240

5245

5250

5255

5260

5265

5270

5275

5280

5285

5290

5295

5300

5305

5310

5315

5320

5325

5330

5335

5340

5345

5350

5355

5360

5365

5370

5375

5380

5385

5390

5395

5400

5405

5410

5415

5420

5425

5430

5435

5440

5445

5450

5455

5460

5465

5470

5475

5480

5485

5490

5495

5500

5505

5510

5515

5520

5525

5530

5535

5540

5545

5550

5555

5560

5565

5570

5575

5580

5585

5590

5595

5600

5605

5610

5615

5620

5625

5630

5635

5640

5645

5650

5655

5660

5665

5670

5675

5680

5685

5690

5695

5700

5705

5710

5715

5720

5725

5730

5735

5740

5745

5750

5755

5760

5765

5770

5775

5780

5785

5790

5795

5800

5805

5810

5815

5820

5825

5830

5835

5840

5845

5850

5855

5860

5865

5870

5875

5880

5885

5890

5895

5900

5905

5910

5915

5920

5925

5930

5935

5940

5945

5950

5955

5960

5965

5970

5975

5980

5985

5990

5995

6000

6005

6010

6015

6020

6025

6030

6035

6040

6045

6050

6055

6060

6065

6070

6075

6080

6085

6090

6095

6100

6105

6






FIG. 2




FIG. 3(a)




FIG. 3(b)




FIG. 3(c)




FIG. 4(a)




FIG. 4(b)




FIG. 4(c)




FIG.5(a)




FIG.5(b)




FIG.5(c)




FIG. 6




FIG. 7(a)




FIG. 7(b)






FIG.8

P CHANNEL TYPE  
BASIC TRANSISTORN CHANNEL TYPE  
BASIC TRANSISTOR

224

FIG.9



## FIG. 10




FIG.11




FIG.12(a) PRIOR ART




FIG.12(b) PRIOR ART




FIG.12(c) PRIOR ART




FIG.13 PRIOR ART

